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Abstract 
Reduction of solar cell fabrication costs is still of importance and can be achieved by going towards thinner silicon wafers. The 
aim is to achieve thicknesses in the range of 100 μm and below while avoiding further kerf loss. The approach using porous 
silicon as a sacrificial detachment layer and as a seed layer for epitaxial growth can accomplish that goal [1]. Several research 
groups have already shown the high potential of this technique [2]. Most processes have been conducted in microelectronic-grade 
batch or single-wafer reactors, questioning the industrial feasibility of this concept. In this work n-type silicon wafers, epitaxially 
grown in a quasi-inline Atmospheric Pressure Chemical Vapour Deposition (APCVD) reactor, will be presented. The wafers 
were characterized using confocal white light microscopy, quasi steady state photoconductance decay (QSSPC), microwave 
detected photoconductance decay (MWPCD) and spreading resistance profiling (SRP) measurements. The first batch of n-type 
wafers showed mean effective carrier lifetimes exceeding 100 μs on 45 x 45 mm² and locally more than 300 μs. A detailed 
analysis on the thickness distribution, bulk lifetime and surface recombination velocity, affecting the effective carrier lifetime 
was conducted. For the second batch of n-type wafers mean effective carrier lifetimes of over 260 μs on 25 x25 mm² and locally 
over 500 μs were determined. This corresponds to a local bulk lifetime of over 800 μs and shows the high material quality of 
epitaxial layers grown in our developed APCVD reactors.  
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1. Introduction 
Lift-off processes using porous silicon and epitaxial thickening are well established for microelectronic 
applications. A lot of work has been done by several research groups to show the applicability of this concept for 
photovoltaics. Radhakrishnan et al. reported effective carrier lifetimes of ~350 μs at an injection level of 1015 cm-3 
for 40 μm thin epitaxial foils with a bulk doping of 1e16 cm-3 [3]. This corresponds to a diffusion length of 
~670 μm, which is over 16 times the foils thickness and therefore suitable for high efficiency solar cell concepts. 
Kobayashi et al. even reported effective carrier lifetimes of 2 ms at an injection level of 1015 cm-3 for 150 μm thick 
epitaxial wafers with a much lower doping concentration of 2e15 cm3 [4]. They additionally fabricated silicon 
heterojunction solar cells of 244 cm² with this material reaching conversion efficiencies of up to 22.3%. These 
results show the high potential of epitaxially grown and detached silicon foils. Solar cell manufacturing, however, 
requires high-throughput processes for porosification and epitaxy on large areas and to our knowledge the 
previously mentioned results have all been achieved using microelectronic-grade batch or single-wafer reactors. 
Inline porosification tools and APCVD reactors with a high throughput are therefore essential for the PV industry 
[5]. For this work the experiments were carried out in a lab-type quasi-inline APCVD reactor for process 
development and process transfer to high-throughput reactors. 
2. Sample preparation 
The porous silicon templates for the experiment were purchased at IMS (Institut für Mikroelektronik Stuttgart). 
They contain a low porosity layer on top of two differing high porosity layers. All samples received an HF-dip 
before they were loaded into the reactor. Prior to epitaxial growth a reorganization step of 30 min was performed at 
1150°C. This resulted in an enhancement of the epitaxial layer quality [6]. To facilitate the freestanding handling of 
the wafers after detachment, an approximately 80 μm thick n-type epitaxial layer with a phosphorus doping density 
of 1e16 cm-3 was deposited. All processes were done in stationary mode reducing the growth time to 40 min.  
The 45 x 45 mm² (first batch) and 25 25 mm² (second batch) areas for detachment were predefined using a 
Nd:YAG laser. After detachment the residual porous silicon layer was removed by chemical polish. Directly after an 
HF-dip the samples were passivated with 20 nm Al2O3 on both sides, followed by an annealing step for 25 min at 
425°C. Despite the thickness of 80 μm, some sample edges broke off partially during etching.  
For the first batch of samples the sample surface appeared stained after the etching process, indicating a problem 
with the etching solution. This effect could not be revoked with an additional etching step.  
For the second batch of samples the sample size was reduced and several different etching solutions had been 
tested. Finally, a CP51 etching solution was used resulting in a shiny sample surface after porous silicon removal.  
Effective carrier lifetimes were determined using QSSPC and MWPCD measurements. A thickness mapping was 
conducted on a sample from the first batch using a confocal white light microscope to include the influence of a 
thickness variation on the effective carrier lifetime. The same sample was used together with a sample from the 
second batch for spreading resistance profiling (SRP) to determine the doping concentration.  
3. Effective carrier lifetimes  
The best sample from the first batch achieved a mean effective minority carrier lifetime (Ĳeff) of 146 μs at an 
injection level of 1015 cm-3 (Fig. 1 left). For the second batch Ĳeff values of more than 260 μs could be measured. This 
corresponds to a diffusion length of over 500 μm, which is several times the layer thickness.  
To gain a better understanding of the quality discrepancy between first and second batch lifetime mappings were 
conducted. As can be seen in the MWPCD mapping of a representative sample from batch 1(Fig. 1, right), Ĳeff is in 
the range from 60 μs to over 330 μs. For the samples from the second batch Ĳeff values between 30 μs close to the 
edges and over 550 μs in the middle of the epitaxial wafer were measured.  
The more interesting value, however, is the bulk lifetime (Ĳbulk) as it gives a measure for the quality of the 
epitaxially grown wafer. To be able to calculate Ĳbulk for the samples more reliable, thickness mappings are required 
and will be presented in the following subchapter.  
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Fig. 1. Left: QSSPC measurements of two silicon wafers with Ĳeff of 146 μs (first batch) and 260 μs (second batch). Right: MWPCD mapping of 
the same sample from the first batch. 
4. Thickness distribution over the sample area 
Due to the sample holder the measureable area of the 45 x 45 mm² sample was reduced to 37 x 37 mm². Fig. 2 
shows the thickness mapping and two line-scans of the silicon wafer shown in Fig. 1 (right). Due to the static 
processing a variation in thickness from 100 - 60 μm in gas flow direction can be observed. This strong deviation in 
thickness has also an impact on the effective carrier lifetime and has therefore to be included into further analysis.  
 
Fig. 2. Thickness mapping of a silicon wafer and two line scans taken from the indicated positions.  
5. Bulk lifetime in the epitaxial layer 
For a better understanding of the influence of surface recombination velocity (SRV) and bulk lifetime on the 
effective carrier lifetime we consider the following equation from [7]:  
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with Ĳbulk being the bulk lifetime of the epi wafer, W being the thickness of the wafer and S being the surface 
recombination velocity. 
The thinner the wafer, the more the measured effective carrier lifetime depends on the surface recombination 
velocity as shown exemplary in Fig. 3 for two different thicknesses. The exact value for the SRV of 0.3 cm 
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(1e16 cm-3) n-type silicon wafers passivated with aluminum oxide could not be found in literature. For aluminum 
oxide passivated surfaces of 1-10 cm material, the surface recombination velocity is around 3-10 cm/s [8].  
The bulk lifetime required to achieve an effective carrier lifetime of 330 μs, in a 100 μm thick silicon wafer with 
a SRV of only 3 cm/s, needs to be 412 μs (indicated in Fig.3 left). For a 60 μm thin wafer Ĳeff would be reduced to 
291 μs assuming the same passivation quality and bulk lifetime (indicated in Fig.3 right). Therefore we conclude 
that the discrepancy of Ĳeff from 330 μs to less than 60 μs on the sample in Fig. 1 right cannot be explained solely by 
inhomogeneous wafer thickness. Bulk degradation, caused by crystal defects, metal impurities or a varying doping 
density could be a possible explanation (between 60-412 μs within the sample). However, no increased stacking 
fault density could be determined on the worse lifetime area (ruling out crystal defects). Additionally, one would 
expect a more homogeneous distribution of metal impurities in the samples after epitaxial growth at over 1000°C 
(questioning metal impurities as a cause).  
Finally a variation in doping density was investigated by measuring the doping concentration on an area with 
effective carrier lifetimes over 300 μs compared to an area with effective carrier lifetimes below 60 μs. The 
measurements show a gradient from 1e14 cm3 to 7e15 cm3 over the sample thickness in the good area and from 
3e15 cm3 to 7e15 cm3 in the worse area. For a sample of the second batch a constant doping concentration of 
1e16 cm3 over the sample thickness was measured on the whole sample. The only difference in processing of the 
first batch compared to the second batch was the state of the reactor chamber, where besides phosphorus doped 
layers also boron doped layers are deposited. Keeping in mind that SRP only measures electrical activated dopants, 
we are convinced, that a boron background doping in our reactor caused in the first batch the growth of compensated 
n-type silicon bulk material with an overall lower doping for the first batch compared to the second one. This could 
explain the lower effective carrier lifetimes measured for the first batch. The inhomogeneous lifetime distribution on 
samples from the first batch can also be partially contributed to the differing doping concentration on the sample 
area.  
Besides these mentioned bulk issues an enhanced SRV, e.g. due to residual porous silicon on the back side, is in 
our opinion additionally causing an effective carrier lifetime reduction. 
The second batch of samples, with a constant doping concentration, shows a more homogeneous distribution of 
the effective carrier lifetime in the centre. The region with an effective carrier lifetime of over 550 μs results in 
values over 800 μs for the bulk lifetime (indicated in Fig.3 left). This is a lower limit for the bulk lifetime, as the 
best value for the SRV (3 cm/s) was assumed. With our calculations we want to bring in mind that in the thickness 
range of 100 μm and below the passivation is significantly limiting the effective carrier lifetime. For thin silicon 
wafers the effective carrier lifetime alone is therefore not representative for the material quality and has to be 
complemented with bulk carrier lifetime. 
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Fig. 3. Calculation of the effective carrier lifetime depending on bulk lifetime and surface recombination velocity for a 100 μm (left) and 60 μm 
(right) thick silicon wafer. 
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6. Theoretical limit of bulk and effective carrier lifetime 
The model by Richter et al. [8] was used to determine the maximum reachable bulk lifetime and therefore the 
maximum effective carrier lifetime for different doping densities. Fig 4 shows how a doping density over 9e15 cm-3 
limits the bulk lifetime of n-type wafers to 3 ms. This results in a limit for the effective carrier lifetime of 1 ms 
(wafer thickness of 100 μm and S = 3 cm/s). For a further increase of the lifetime in our epitaxially grown silicon 
wafers we therefore attend to reduce the doping density to below 8e15 cm-3. 
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Fig. 4. Calculation of the maximum bulk lifetime and resulting maximum effective carrier lifetime depending on bulk doping in n-type material 
(wafer thickness of 100 μm was assumed and S = 3 cm/s). 
7. Conclusion 
In this paper we presented n-type silicon wafers epitaxially grown in an atmospheric pressure chemical vapor 
deposition reactor. On a first batch the lifetime distribution over the surface was varying from below 60 μs to over 
330 μs. To understand the reasons for this, a detailed analysis on the influence of wafer thickness, surface 
recombination velocity and bulk lifetime on the effective carrier lifetime has been conducted. The measured 
thickness variation is not alone responsible for the lifetime variation. Going to thinner silicon wafers increases, 
however, also the dependence on the surface recombination velocity. The effective carrier lifetime is even for good 
passivation qualities (3 cm/s) decreased compared to the bulk lifetime. A problem with the porous silicon removal 
before passivation could lead to an increased SRV and therefore a decreased effective carrier lifetime. SRP 
measurements revealed an inhomogeneous distribution of the doping concentration over the sample area for the first 
batch of samples. This was most probably caused by a boron background doping in our reactor, which could be 
avoided in the second batch leading to a constant doping concentration of 1e16 cm3. Using additionally a faster 
etching solution led to mean effective carrier lifetimes exceeding 260 μs. Local values of over 500 μs were 
measured. This corresponds to a minimum bulk lifetime of over 800 μs which proofs the high quality of the 
epitaxially grown silicon wafer material. 
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